Intel® FPGA V-by-One Solution

Solution

Description

Device

Physical Interface

Integrated transceiver I/Os within the FPGA provide PHY protocol support for up to 32 lanes at up to 3.75 Gbps

Partner V-by-One IP Core

Bitec's V-by-One HS IP core (supporting specification revision 1.1)

Development Hardware