Low Latency Ethernet 100G MAC and PHY Intel® FPGA IP Core
Low Latency Ethernet 100G MAC and PHY Intel® FPGA IP Core
Overview
Intel® offers ultimate flexibility, scalability, and configurability with the Low Latency 100G Ethernet Intel® FPGA IP core targeted to network infrastructure and data centers. The Low Latency 100G Ethernet Intel® FPGA IP core is compliant with the IEEE 802.3ba-2010 standard, it includes a media access control (MAC), PHY, physical coding sublayer (PCS), physical medium attachment (PMA), and an optional forward error correction (FEC) block. It also includes IEEE 1588v2 timestamping support and the capability to drive backplanes on supported Intel® Stratix® and Intel® Arria® FPGAs. This IP can be used for chip-to-chip interfaces using copper interconnect or optical transceiver modules.
Features
- The IP core is designed to the IEEE 802.3ba-2010 High-Speed Ethernet Standard, available on the IEEE website (www.ieee.org). The MAC provides cut-through frame processing to optimize latency, supports full wire line speed with a 64-byte frame length and back-to-back or mixed length traffic with no dropped packets. All Low Latency 100G Ethernet Intel® FPGA IP core variations include full duplex MAC and PHY components, and offer the following features:
PHY features:
- Soft PCS logic that interfaces seamlessly to Intel® Stratix® 10 FPGA 25.78125 Gbps serial transceivers
- CAUI-4 external interface consisting of four FPGA hard serial transceiver lanes operating at 25.78125 Gbps
- Optional Reed-Solomon forward error correction - RS(528,514) FEC
- Support for Auto-Negotiation/Link Training (AN/LT) protocol
Frame structure control features:
- Support for jumbo packets
- TX and RX cyclic rredundancy check (CRC) pass-through control
- Optional TX CRC generation and insertion
- RX and TX preamble pass-through options for applications that require proprietary transfer of user management information
- TX automatic frame padding to meet the 64-byte minimum Ethernet frame length
Frame monitoring and statistics:
- RX CRC checking and error reporting
- Optional RX strict SFD checking per IEEE specification
- RX malformed packet checking per IEEE specification
- Received control frame type indication
- Optional statistics counters
- Optional fault signaling: reports local fault and generates remote fault (IEEE 802.3ba-2012 Ethernet Standard, Clause 66)
Flow control:
- Optional Ethernet flow control operation using the pause registers or pause interface (IEEE 802.3, Clause 31)
- Optional priority-based flow control that uses the pause registers for fine control (IEEE Standard 802.1Qbb-2011, Amendment 17)
- Pause frame filtering control
Debug and testability features:
- Optional serial PMA loopback (TX to RX) at the serial transceiver for self-diagnostic testing
- TX error insertion capability supports test and debug
- Optional access to Intel® FPGA Debug Master Endpoint (ADME) for debugging or monitoring PHY signal integrity
User system interfaces:
- Avalon® Memory-Mapped (Avalon-MM) management interface to access the IP core control and status registers
- Avalon-ST datapath interface connects to client logic with the start of frame in the most significant byte (MSB). The interface data width of 512 bits ensures the data rate despite this RX client interface SOP alignment and RX and TX preamble passthrough option
- Hardware and software reset control
For a detailed specification of the Ethernet protocol, refer to the IEEE 802.3ba-2010 High-Speed Ethernet Standard.
IP Status
|
|
|---|---|
Ordering Status |
Production |
| Ordering Codes | |
Low Latency 40- and 100-Gbps Ethernet MAC and PHY MegaCore |
Low Latency 100G Ethernet MAC and PHY: IP-100GEUMACPHYLow Latency 100G Ethernet KR/CR Variant: IP-ETH-100GEUKRCR Low Latency 100G Ethernet MAC and PHY with 1588: IP-100GEUMACPHYF Low Latency 40G Ethernet MAC and PHY: IP-40GEUMACPHY Low Latency 40G Ethernet MAC and PHY with 1588: IP-40GEUMACPHYF Low Latency 100G Ethernet MAC and PHY: IP-100GEUMACPHY Low Latency 100G Ethernet MAC and PHY with 1588: IP-100GEUMACPHYF Low Latency 40G Ethernet MAC and 40GBASE-KR4 PHY with FEC: IP-40GBASEKR4PHY |
40- and 100-Gbps Ethernet MAC and PHY MegaCore |
IP-40GEMAC IP-40GEPHY IP-100GEMAC IP-100GEPHY IP-40GEMACPHY IP-100GEMACPHY IP-40GBASEKR4PHY |
Related Links
Documentation
- Low Latency 100G Ethernet Intel® Stratix® 10 FPGA IP Core user guide
- Low Latency 100-Gbps Ethernet IP Core user guide
- Low Latency 40- and 100-Gbps Ethernet MAC and PHY MegaCore Function user guide
- Legacy - 40- and 100-Gbps Ethernet MAC and PHY MegaCore User Guide
- Intel® Stratix® 10 Low Latency 100G Ethernet Design Example user guide
- Low Latency 100-Gbps Ethernet IP Core user guide
Development Boards
- Intel® Stratix® 10 TX Signal Integrity Development Kit
- Intel® Stratix® 10 GX FPGA Development Kit
- Intel® Stratix® 10 GX Signal Integrity Development Kit
- Intel® Arria® 10 GX Transceiver Signal Integrity Development Kit
- Intel® Arria® 10 GX FPGA Development Kit
- Stratix® V GX 100G Development Kit
- Stratix® V GX FPGA Development Kit
Additional Resources
Find IP
Find the right Intel® FPGA Intellectual Property core for your needs.
Technical Support
For technical support on this IP core, please visit Support Resources or Intel® Premier Support. You may also search for related topics on this function in the Knowledge Center and Communities.
IP Evaluation and Purchase
Evaluation mode and purchasing information for Intel® FPGA Intellectual Property cores.
Designing with Intel® FPGA IP
Learn more about designing with Intel® FPGA IP, a large selection of off-the-shelf cores optimized for Intel® FPGAs.
IP Base Suite
Free Intel FPGA IP Core licenses with an active license for Intel® Quartus® Prime Standard or Pro Edition Software.
I-Tested
Intel awards the interoperability-tested or I-Tested certification to verified Intel FPGA IP or Intel FPGA Design Solutions Network member IP cores.
Intel® FPGA Partner IP
Browse catalog of Intel® FPGA partner intellectual property cores in the Intel® Solutions Marketplace.
Design Examples
Download design examples and reference designs for Intel® FPGA devices.
IP Certifications
Intel is committed to providing Intellectual Property cores that work seamlessly with Intel® FPGA tools or interface specifications.
Contact Sales
Get in touch with sales for your Intel® FPGA product design and acceleration needs.