Intel® Stratix® 10 MX FPGA

Intel® Stratix® 10 MX FPGA is the essential multi-function accelerator for high performance computing (HPC), data center, virtual networking functions (NFV), and broadcast applications. These devices combine the programmability and flexibility of Intel® Stratix® 10 FPGA and SoC FPGA with 3D stacked high-bandwidth memory 2 (HBM2). The Intel® Hyperflex™ FPGA Architecture enables high-performance core fabric that can efficiently utilize the bandwidth from the in-package memory tile. The DRAM memory tile is physically connected to the FPGA using Intel’s Embedded Multi-Die Interconnect Bridge (EMIB) technology.

See also: FPGA Design SoftwareDesign StoreDownloadsCommunity, and Support

Intel® Stratix® 10 MX FPGA

{"limitDisplayedContent":"showAll","collectionRelationTags":{"relations":{"EXCLUDE":["etm-f6e0d09943a943d383e81b5f64a3956c","etm-3bb2fede81914ffabfb7e39c78121719","etm-98109f19d4f24b6dad7442422a995aee","etm-f98414c18285485aa46a8e4c3802bc70"],"AND":["etm-5C120B88-4A8F-4718-9940-5C5A907FC5BA"],"Child":["732125"]},"featuredIds":[]},"collectionId":"653189","resultPerPage":24.0,"filters":[{"facetId":"ContentType","type":"ContentType","deprecated":true,"name":"ContentType","position":0},{"facetId":"guidetm5C120B884A8F471899405C5A907FC5BA","field":"stm_10385_en","type":"hierarchical","basePath":"Primary Content Tagging","displayName":"Intel ® Stratix ® 10 FPGAs and SoC FPGAs","deprecated":false,"rootFilter":"guidetm5C120B884A8F471899405C5A907FC5BA","rootPath":["Primary Content Tagging","Intel® FPGAs","Intel® Programmable Devices","Intel® Stratix®","Intel® Stratix® 10 FPGAs and SoC FPGAs"],"position":1},{"facetId":"lastupdated","type":"lastupdated","deprecated":true,"name":"lastupdated","position":2}],"coveoRequestHardLimit":"1000","accessDetailsPagePath":"/content/www/us/en/secure/design/internal/access-details.html","collectionGuids":["etm-5C120B88-4A8F-4718-9940-5C5A907FC5BA"],"cardView":false,"ignoreSoftware":true,"sorting":"Newest","defaultImagesPath":"/content/dam/www/public/us/en/images/uatable/default-icons","coveoMaxResults":5000,"fpgaFacetRootPaths":"{\"fpgadevicefamily\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Programmable Devices\"],\"quartusedition\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software\"],\"quartusaddon\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software - Add-ons\"],\"fpgaplatform\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® FPGA Platforms\"]}","newWrapperPageEnabled":true,"descendingSortingForNumericalFacetsName":"[\"Intel® Quartus® Prime Pro Edition\",\"Intel® Quartus® Prime Lite Edition\",\"Intel® Quartus® Prime Standard Edition\",\"Quartus® II Subscription Edition\",\"Quartus® II Web Edition\"]","columnsConfiguration":{"idColumn":false,"dateColumn":false,"versionColumn":false,"contentTypeColumn":false,"columnsMaxSize":0},"dynamicColumnsConfiguration":[{"name":"DynamicColumn_id","type":"id","gtv":"ID","width":60,"selected":true},{"name":"DynamicColumn_date","type":"date","gtv":"Date","width":60,"selected":true},{"name":"DynamicColumn_version","type":"version","gtv":"Version","width":135,"selected":true}],"curatedFilter":[{"title":"Featured Documents","tags":[{"relationship":"AND","value":"Recommended","id":"etm-a065764d12404422a4010b8396828f63"}]},{"title":"Development Software","tags":[{"relationship":"AND","value":"Development Software","id":"etm-ebfe0f9272ba4af9989d1a08f7494bf0"}]},{"title":"Intellectual Property","tags":[{"relationship":"AND","value":"Intellectual Property","id":"etm-0b7580c08e2b4e9eacf848bf52b528e6"}]},{"title":"Datasheet Group","tags":[{"relationship":"OR","value":"Device Overviews","id":"etm-20ef38132a9243a0826bd1e320b198f9"},{"relationship":"OR","value":"Datasheets","id":"etm-d3b801521ba841da80fdd1a3aae06299"},{"relationship":"OR","value":"Errata","id":"etm-73cf3cc1679b467c94e69dbcdde7fc7f"},{"relationship":"AND","value":"Intel® FPGAs PPCH_L1_98836","id":"etm-DA5A91DF-5E20-493F-9B3E-14E037831DF1"}]}]}