Article ID: 000075493 Content Type: Troubleshooting Last Reviewed: 01/05/2023

Why does the Intel® FPGA F-Tile Avalon® Streaming for PCI Express link not re-enumerate?

Environment

  • Intel® Quartus® Prime Pro Edition
  • PCI Express
  • Avalon-ST Intel® Stratix® 10 Hard IP for PCI Express
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the Intel® Quartus® Prime Pro Edition Software version 21.2, after an interruption to the PCI Express reference clock supply of the Intel® FPGA F-Tile Avalon® Streaming for PCI Express IP in user mode, the link is not able to re-enumerate by rebooting the host.

     

    Resolution

    To work around this problem, reconfigure the FPGA. 

     

    Related Products

    This article applies to 2 products

    Intel Agilex® 7 FPGAs and SoC FPGAs F-Series
    Intel Agilex® 7 FPGAs and SoC FPGAs I-Series

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.