Article ID: 000084930 Content Type: Troubleshooting Last Reviewed: 09/11/2012

Why are the thermal resistance for junction to ambient specifications different in the Stratix® II handbook, volume 2 chapter 10 when compared to the specifications in the Stratix II Early Power Estimator?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description The thermal resistance for junction to ambient (.JA) specifications shown in the Stratix II handbook are based on the device properties when simulated using the JEDEC board standard which defines the board properties such as stack up and copper density. The .JA specifications shown in the Stratix II Early Power Estimator are based on the device properties when simulated using an Altera custom board which resembles a typical size and stack up for the device package. The Altera custom board model has these properties: PCB is 2.5mm thick for all cases.

PackageSignal LayersPower/GND LayersDimensions (mm)
F15081212100 x 100
F1020101093 x 93
F7809989 x 89
F6728887 x 87
F4847783 x 83

 Notes to table:
1. Power layer copper (Cu) thickness 35m, Cu 90%
2. Signal layer copper (Cu) thickness 17m, Cu 15%

Related Products

This article applies to 1 products

Stratix® II FPGAs