Remove Redundant Logic Cells logic option

A logic option that removes redundant LCELL primitives or WYSIWYG primitives. Turning on this option optimizes a circuit for area and speed.

This option is a project-wide option.

Scripting Information

Keyword: remove_redundant_logic_cells

Settings: on | off*

*default