High Bandwidth Memory (HBM2) Interface Intel® FPGA IP User Guide

ID 683189
Date 1/20/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.4. Simulating High Bandwidth Memory (HBM2) Interface Intel® FPGA IP with Riviera-PRO*

  1. Navigate to: project_directory>/sim/ed_sim/aldec.
  2. Type rungui to launch the Riviera-PRO simulator.
  3. Type source rivierapro_setup.tcl.
  4. Type ld_debug to compile the design files and elaborate the top-level design.
  5. Type run -all to run the HBM2 simulation.