SDI II Intel® Arria 10 FPGA IP Design Example User Guide

Download PDF
ID 683209
Date 3/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. SDI II Intel® FPGA IP Design Example Quick Start Guide 2. SDI II Intel® FPGA IP Design Example Detailed Description 3. SDI II Intel® Arria® 10 FPGA IP Design Example User Guide Archives 4. Revision History for SDI II Intel® Arria® 10 FPGA IP Design Example User Guide
1. SDI II Intel® FPGA IP Design Example Quick Start Guide x
1.1. Directory Structure 1.2. Hardware and Software Requirements 1.3. Generating the Design 1.4. Simulating the Design 1.5. Compiling and Testing the Design 1.6. SDI II Intel® FPGA Design Example Parameters
1.5. Compiling and Testing the Design x
1.5.1. Connection and Settings Guidelines 1.5.2. Design Considerations
2. SDI II Intel® FPGA IP Design Example Detailed Description x
2.1. Parallel Loopback Design Examples 2.2. Serial Loopback Design Examples 2.3. Design Components 2.4. Clocking Scheme Signals 2.5. Interface Signals 2.6. Video Pattern Generator Parameters 2.7. Hardware Setup 2.8. Simulation Testbench 2.9. Upgrading Your Design
1. SDI II Intel® FPGA IP Design Example Quick Start Guide
2. SDI II Intel® FPGA IP Design Example Detailed Description
3. SDI II Intel® Arria® 10 FPGA IP Design Example User Guide Archives
4. Revision History for SDI II Intel® Arria® 10 FPGA IP Design Example User Guide

1.2. Hardware and Software Requirements

Intel uses the following hardware and software to test the design examples.

Hardware

  • Intel® Arria® 10 GX FPGA Development Kit
  • SDI Signal Generator
  • SDI Signal Analyzer
  • SubMiniature version B (SMB) to BNC cables for single-rate and triple-rate designs, or BNC to BNC cables for multi-rate designs
  • Nextera VIDIO* FMC Development Module VIDIO-12G-A (Nextera 12G SDI FMC daughter card) or Terasic 12G SDI-FMC Daughter Card

Software

  • Intel® Quartus® Prime (for hardware testing)
  • Questa*-Intel® FPGA Edition, ModelSim SE*, Riviera-PRO* , VCS* (Verilog HDL only)/ VCS* MX, or Xcelium* Parallel simulator
Level Two Title