External Memory Interfaces Intel® Agilex™ FPGA IP User Guide

ID 683216
Date 3/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

11.11.2. Efficiency Monitor Block Descriptions

The Efficiency Monitor accepts Avalon® signals from a master and sends commands downstream to a slave without modifying anything on the interface.
Figure 220. Sample Efficiency Monitor Topology

amm_emif interface

The Efficiency Monitor passes traffic downstream to the external memory interface on this interface.

amm_user interface

The traffic generator (or custom user logic) initiates traffic and passes it to the Efficiency Monitor over this interface.

effmon_csr interface

This interface consists of several configuration and status registers. The Efficiency Monitor Mode parameter controls whether this interface is exported for you to provide a custom master, or connected internally so that the System Console can act as master on this interface.