Intel® Stratix® 10 SX Device Errata

Download PDF
ID 683399
Date 7/21/2022
Public
Document Table of Contents
Document Table of Contents x
1. About this Document 2. Intel® -Specific Errata for the Intel® Stratix® 10 SX Devices 3. Arm* Cortex*-A53 MPCore* and CoreSight* Errata 4. Document Revision History for Intel® Stratix® 10 SX Device Errata
2. Intel® -Specific Errata for the Intel® Stratix® 10 SX Devices x
2.1. FPGA 2.2. Device Power Supply, Core, Configuration and I/O 2.3. Hard Processor System
2.2. Device Power Supply, Core, Configuration and I/O x
2.2.1. M20K Simple Quad-Port Mode Support
2.3. Hard Processor System x
2.3.1. HPS Stops on the First Read Request to SDRAM 2.3.2. Write Data Can Appear at an AXI Interface before the Write Address, which can Cause a Deadlock Condition
3. Arm* Cortex*-A53 MPCore* and CoreSight* Errata x
3.1. 843819: Memory Locations May be Accessed Speculatively Due to Instruction Fetches When HCR.VM is Set 3.2. 845719: A Load May Read Incorrect Data 3.3. 855871: ETM Does Not Report IDLE State When Disabled Using OSLOCK 3.4. 855872: A Store-Exclusive Instruction May Pass When it Should Fail 3.5. 711668: Configuration Extension Register Has Wrong Value Status 3.6. 720107: Periodic Synchronization Can Be Delayed and Cause Overflow 3.7. 855873: An Eviction Might Overtake a Cache Clean Operation 3.8. 853172: ETM May Assert AFREADY Before All Data Has Been Output 3.9. 836870: Non-Allocating Reads May Prevent a Store Exclusive From Passing 3.10. 836919: Write of the JMCR in EL0 Does Not Generate an UNDEFINED Exception 3.11. 845819: Instruction Sequences Containing AES Instructions May Produce Incorrect Results 3.12. 851672: ETM May Trace an Incorrect Exception Address 3.13. 851871: ETM May Lose Counter Events While Entering WFx Mode 3.14. 852071: Direct Branch Instructions Executed Before a Trace Flush May be Output in an Atom Packet After Flush Acknowledgment 3.15. 852521: A64 Unconditional Branch May Jump to Incorrect Address 3.16. 855827: PMU Counter Values May Be Inaccurate When Monitoring Certain Events 3.17. 855829: Reads of PMEVCNTR<n> are not Masked by HDCR.HPMN 3.18. 855830: Loads of Mismatched Size May not be Single-Copy Atomic
1. About this Document
2. Intel® -Specific Errata for the Intel® Stratix® 10 SX Devices
3. Arm* Cortex*-A53 MPCore* and CoreSight* Errata
4. Document Revision History for Intel® Stratix® 10 SX Device Errata

2. Intel® -Specific Errata for the Intel® Stratix® 10 SX Devices

This section lists the Intel® -specific Errata that apply to the Hard Processor System (HPS) and the FPGA of the Intel® Stratix® 10 SX devices. Each listed erratum has an associated status that identifies any planned fixes.

Table 1.  Device Issues
Issue Affected Devices Planned Fix
FPGA
Device Power Supply, Core and I/O
M20K Simple Quad-Port Mode Support
  • Intel® Stratix® 10 Devices with Fixed Voltage:
    • 1SxxxxxxxxxxE2Lx
    • 1SxxxxxxxxxxE3Xx
    • 1SxxxxxxxxxxI2Lx
    • 1SxxxxxxxxxxI3Xx
    • 1SxxxxxxxxxxC2Lx
  • Intel® Stratix® 10 Devices with Industrial Grade Smart VID:
    • 1SxxxxxxxxxxI1Vx
    • 1SxxxxxxxxxxI2Vx
    • 1SxxxxxxxxxxI3Vx
No planned fix
Hard Processor System (HPS)
HPS Stops on the First Read Request to SDRAM
  • Intel® Stratix® 10 SX 850
  • Intel® Stratix® 10 SX 1100
  • Intel® Stratix® 10 SX 1650
  • Intel® Stratix® 10 SX 2100
  • Intel® Stratix® 10 SX 2500
  • Intel® Stratix® 10 SX 2800
No planned fix
Write Data Can Appear at an AXI Interface before the Write Address, which can Cause a Deadlock Condition
  • Intel® Stratix® 10 SX 400
  • Intel® Stratix® 10 SX 650
  • Intel® Stratix® 10 SX 850
  • Intel® Stratix® 10 SX 1100
  • Intel® Stratix® 10 SX 1650
  • Intel® Stratix® 10 SX 2100
  • Intel® Stratix® 10 SX 2500
  • Intel® Stratix® 10 SX 2800
No Planned fix

Section Content
FPGA
Device Power Supply, Core, Configuration and I/O
Hard Processor System

Level Two Title