Multi Channel DMA Intel® FPGA IP for PCI Express* Release Notes

Download PDF
ID 683791
Date 1/19/2024
Public
Document Table of Contents
Document Table of Contents x
1. Multi Channel DMA Intel FPGA IP for PCI Express : IP Release Notes
1. Multi Channel DMA Intel FPGA IP for PCI Express : IP Release Notes x
1.1. Multi Channel DMA Intel FPGA IP for PCI Express : IP Core [H-Tile: 23.1.0] [P-Tile: 7.1.0] [F-Tile: 8.0.0] [R-Tile: 4.1.0] 1.2. Multi Channel DMA Intel FPGA IP for PCI Express : IP Core [H-Tile: 23.0.0] [P-Tile: 7.0.0] [F-Tile: 7.0.0] [R-Tile: 4.0.0] 1.3. Multi Channel DMA Intel FPGA IP for PCI Express : IP Core [H-Tile: 22.3.0] [P-Tile: 6.0.0] [F-Tile: 6.0.0] [R-Tile: 3.0.0] 1.4. Multi Channel DMA Intel FPGA IP for PCI Express : IP Core [H-Tile: 22.2.0] [P-Tile: 5.1.0] [F-Tile: 5.1.0] [R-Tile: 2.0.0] 1.5. Multi Channel DMA Intel FPGA IP for PCI Express : IP Core [H-Tile: 22.1.0] [P-Tile: 5.0.0] [F-Tile: 5.0.0] [R-Tile: 1.0.0] 1.6. Multi Channel DMA Intel FPGA IP for PCI Express : IP Core [H-Tile: 22.0.0] [P-Tile: 4.0.0] [F-Tile: 4.0.0] 1.7. Multi Channel DMA Intel FPGA IP for PCI Express : IP Core [H-Tile: 21.5.0 ] [P-Tile: 3.1.0 ] [F-Tile: 3.0.0 ] 1.8. Multi Channel DMA Intel FPGA IP for PCI Express : IP Core [H-Tile: 21.4.0 ] [P-Tile: 3.0.0] [F-Tile: 2.0.0] 1.9. Multi Channel DMA Intel FPGA IP for PCI Express : IP Core [H-Tile: 21.3.0] [P-Tile: 2.2.0] [F-Tile: 1.1.0] 1.10. Multi Channel DMA Intel FPGA IP for PCI Express : IP Core [H-Tile: 21.2.0] [P-Tile: 2.1.0] [F-Tile: 1.0.0] 1.11. Multi Channel DMA Intel FPGA IP for PCI Express : IP Core [P-Tile: v2.0.0] [H-Tile: v21.1.0] 1.12. Multi Channel DMA Intel FPGA IP for PCI Express : IP Core [P-Tile: v1.0.0] [H-Tile: v2.0.0] 1.13. Multi Channel DMA Intel FPGA IP for PCI Express : IP Core v20.0.0 1.14. Multi Channel DMA Intel FPGA IP for PCI Express : User Guide Archives
1. Multi Channel DMA Intel FPGA IP for PCI Express : IP Release Notes

1.11. Multi Channel DMA Intel FPGA IP for PCI Express : IP Core [P-Tile: v2.0.0] [H-Tile: v21.1.0]

Table 11.  Multi Channel DMA Intel FPGA IP for PCI Express : IP Core [P-Tile: 2.0.0] [H-Tile: 21.1.0] 2021.09.29
Intel® Quartus® Prime Version IP Version Description Impact
21.2

[P-Tile: v2.0.0]

[H-Tile: v21.1.0]

Fixed H-Tile IP revision number

Enables automatic upgrade by Intel® Quartus® Prime Pro Edition software

Added 500 MHz support for Intel Agilex® 7 P-Tile MCDMA IP

Provides maximum Gen4 link bandwidth

Added P-Tile single port Avalon-ST DMA up to 256 channels

Enables efficient DMA bandwidth sharing and utilization

Added MCDMA IP Kernel Mode (No SRIOV) driver

You can perform DMA operations to and from memory buffer allocated in user space using chardev system calls (open, close, poll, read, write, etc)

Fixed port width of MCDMA P-Tile usr_hip_tl_cfg_func_o and usr_hip_tl_cfg_ctl_o:
  • usr_hip_tl_cfg_func_o [1:0] --> usr_hip_tl_cfg_func_o [2:0]
  • usr_hip_tl_cfg_ctl_o [31:0] --> usr_hip_tl_cfg_ctl_o [15:0]

You need to adjust application logic port width according to the IP port width if these ports are used in your application.

Level Two Title