Visible to Intel only — GUID: bnt1652884762926
Ixiasoft
1. About the RiscFree* IDE Environment
2. Installation and Setup
3. Getting Started with RiscFree* IDE
4. Debug Setup for Nios® V Processor System
5. Debug Setup for Arm* Hard Processor System
6. Debugging with RiscFree* IDE
7. Document Revision History for the RiscFree* Integrated Development Environment (IDE) for Intel® FPGAs User Guide
A. Appendix
Visible to Intel only — GUID: bnt1652884762926
Ixiasoft
6.3.2. Setting Core Configuration
To set the core configuration, follow these steps:
- Right click project directory (either HPS or Nios® V application) and select Debug > Debug Configurations.
- Select Ashling Heterogenous Multicore Debugging > cortex-a53-sum.elf.
- Under the Device tab, set these settings:
- Debug probe: 1 (USB-Blaster II)
- JTAG/SWD frequency: 16 MHz
- Transport type: JTAG
- Target device: Agilex
- Under Core Configuration, select Cortex-A53 and Nios V/m.
Figure 16. List of Available Cores for the Selected Target Device in RiscFree* IDE
- Set the core specific configuration for each core under the Debugger tab.
- Specify the .elf file for each core under the Target Application tab. In this example, the target applications are added as nios-v-sum.elf for Nios V/m core and cortex-a53-sum.elf for Cortex-A53 core.
Note: You can specify multiple .elf file for a single core.Figure 17. Target Application Tab Settings
- Set the breakpoint at a specific function under the Startup tab. This debug example uses the default settings.
Figure 18. Startup Tab Settings
- Click Debug when all configuration is complete. All cores selected for debug are launched.
Figure 19. Heterogeneous Multicore Debug View in RiscFree* IDE
- To debug two cores simultaneously, go to Window > Show View > Registers. Then, make a copy of the existing debug view using the Open new View icon.
Figure 20. Register Window
- In the Heterogenous Multicore Debug View pane, select Thread #1 [TAP 3 Core 0 (Cortex-A53)]. Pin one copy of the debug view to Arm processor using the Pin to Debug Context icon.
Figure 21. Arm Processor (Core 0) Register View
- In the Heterogenous Multicore Debug View pane, select Thread #1 [TAP 2 (Nios V/m Hart 0)]. Pin second copy of the debug view to Nios V processor using the Pin to Debug Context icon.
Figure 22. Nios V Processor (Core 4) Register View