Video and Vision Processing Suite Intel® FPGA IP User Guide

ID 683329
Date 4/04/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.1.2. 3D LUT IP Performance IP and Resource Information

Intel provides resource and utilization data for guidance.
Table 33.  3D LUT Performance and Resource UsageThe numbers are for a design targeting an Intel Arria 10 device with a design fMAX of 300 MHz.
Pixel in parallel Bits per color sample LUT Size Double buffer ALMs Memory (M20K) DSP Blocks
1 8 17 no 810 17 6
1 8 17 yes 937 25 6
2 10 17 no 1,640 33 12
2 10 17 yes 1,681 49 12
2 10 33 no 1,649 120 12
2 10 33 yes 1,685 224 12
2 10 65 no 2,575 830 12
2 10 65 yes 4,035 1,622 12