AN 307: Intel® FPGA Design Flow for AMD* Xilinx* Users

ID 683562
Date 9/08/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.3.13.3. In-System Sources and Probes

The Vivado* software provides the Virtual Input/Output (VIO) debug feature to monitor and drive internal FPGA signals in real time. The equivalent in Intel® FPGA software is the In-System Sources and Probes utility.
Table 29.  In-System Sources and Probes Features and Usage
Features Typical Usage
Provides an easy way to drive and sample logic values to and from internal nodes using the JTAG interface. Provides real-time slow sampling capability. You want to prototype the FPGA design using a front panel with virtual buttons.