AN 307: Intel® FPGA Design Flow for AMD* Xilinx* Users

ID 683562
Date 9/08/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.2.1.2.8. Parity Bit Support

Embedded memory blocks in Intel® FPGAs have built-in parity-bit support for each byte. While AMD* Xilinx* memories support separate input and output buses for parity bits, the embedded memory blocks in Intel® Stratix® 10 and Intel Agilex® 7 devices allow you to inject parity bits through the ECC encoder bypass feature.

The amount of memory in each RAM block includes the parity bits. No parity function is actually performed on the parity bits. You can use the parity bits for purposes other than ensuring data integrity; for example, to store user-specified control bits.

For more information about using the parity bit to detect memory errors, refer to the Using Parity to Detect Errors White Paper.