Intel Agilex® 7 Configuration User Guide

ID 683673
Date 4/28/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.5.3.1.4. SDM_IO Pins

Intel Agilex® 7 devices include 17 SDM_IO pins that you can configure to implement specific functions such as CONF_DONE and INIT_DONE. The configuration bitstream controls the pin locations for the SDM_IO pins.

Internal Intel Agilex® 7 circuitry pulls SDM_IO0, SDM_IO8 and SDM_IO16 weakly low through a 20 kΩ resistor. Internal Intel Agilex® 7 circuitry pulls all other SDM_IO pins weakly high during power-on.

Figure 10. Configuration Pin Selection in the Intel® Quartus® Prime Pro Edition Software
Figure 11.  Fitter Report and SDM_IO Pin Reporting