Intel Agilex® 7 Clocking and PLL User Guide: F-Series and I-Series

ID 683761
Date 7/13/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.4.3. IOPLL IP Core Parameters - Cascading Tab

Table 10.   IOPLL IP Core Parameters - Cascading Tab
Parameter Value Description
Connect to an upstream PLL through Core clock Network Cascading (create a permit_cal input signal) On or Off Turn on to create an input port to enable destination (downstream) PLL power-up calibration. Connect source (upstream) PLL locked signal to this input port.
Create a ‘cascade out’ signal to connect with a downstream PLL 13 0 On or Off Turn on to create the cascade_out port, which indicates that this PLL is a source and connects with a destination (downstream) PLL.
Connect outclk to a downstream PLL through Core Clock Network Cascading On or Off Turn on to configure the PLL as an upstream PLL. Connect (upstream) PLL output clock signal to the refclk port of (downstream) PLL.
cascade_out source 0 06 Specifies which output clock to be used as cascading source.
Create an adjpllin or cclk signal to connect with an upstream PLL 0 On or Off Turn on to create an input port, which indicates that this PLL is a destination and connects with a source (upstream) PLL.
13 This option is only available when selecting I/O Bank on the IOPLL Type.