External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 9/26/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.1.2.9. ac_parity_err for DDR4

Table 57.  Interface: ac_parity_errInterface type: Conduit
Port Name Direction Description
ac_parity_err Output PORT_AC_PARITY_STATE_DESC