Intel® Quartus® Prime Pro Edition User Guide: Platform Designer

ID 683609
Date 4/02/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.4.2.2. Avalon® Data Pattern Checker IP Control and Status Interface

The Avalon® Data Pattern Checker IP control and status interface is a 32-bit Avalon® memory mapped agent that allows you to enable or disable data acceptance, as well as set the throttle. This interface provides generation-time information, such as the number of channels and whether the Avalon® Data Pattern Checker supports data packets. The control and status interface also provides information on the exceptions detected by the Avalon® Data Pattern Checker IP. The interface obtains this information by reading from the exception FIFO.