Intel® Quartus® Prime Pro Edition User Guide: Platform Designer

ID 683609
Date 4/02/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.6.1. Avalon® Streaming Delay Intel® FPGA IP Reset Signal

The Avalon® Streaming Delay Intel® FPGA IP has a reset signal that is synchronous to the clk signal. When the IP asserts the reset signal, the output signals are held at 0. After the reset signal is deasserted, the output signals are held at 0 for N clock cycles. The delayed values of the input signals are then reflected at the output signals after N clock cycles.