External Memory Interfaces Intel® Arria® 10 FPGA IP User Guide

ID 683106
Date 12/19/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.1.2.24. clks_sharing_slave_out for DDR4

Core clocks sharing slave output interface

Table 66.  Interface: clks_sharing_slave_outInterface type: Conduit
Port Name Direction Description
clks_sharing_slave_out Output This port may be used to fanout to another core clocks sharing slave. Alternatively, the master can fanout to all slaves.