External Memory Interfaces Intel® Arria® 10 FPGA IP User Guide

ID 683106
Date 12/19/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.4.1. QDR II SRAM Configurations

The QDR II SRAM Controller for Intel® Arria® 10 EMIF IP supports interfaces with a single device, and two devices in a width expansion configuration up to maximum width of 72 bits.

The following figure shows the main signal connections between the FPGA and a single QDR II SRAM component.

Figure 76. Configuration With A Single QDR II SRAM Component


The following figure shows the main signal connections between the FPGA and two QDR II SRAM components in a width expansion configuration.

Figure 77. Configuration With Two QDR II SRAM Components In A Width Expansion Configuration


The following figure shows the detailed balanced topology recommended for the address and command signals in the width expansion configuration.

Figure 78. External Parallel Termination for Balanced Topology