External Memory Interfaces Intel® Arria® 10 FPGA IP User Guide

ID 683106
Date 12/19/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

11.4.1. Terminations and Slew Rates with Intel® Arria® 10 Devices

The following topics describe termination and slew rate considerations for Intel® Arria® 10 devices.